

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/846,980	04/30/2001	p	Stephen A. Stockman	M-9635 US	3906
32566 75	90 06/21/2004			EXAMINER	
PATENT LAW GROUP LLP 2635 NORTH FIRST STREET			SONG, MATTHEW J		
SUITE 223	IKSI SIKEEI			ART UNIT	PAPER NUMBER
SAN JOSE, CA	95134			1765	_
				DATE MAILED: 06/21/200-	4

Please find below and/or attached an Office communication concerning this application or proceeding.





#### UNITED STATES PATENT AND TRADEMARK OFFICE

COMMISSIONER FOR PATENTS
UNITED STATES PATENT AND TRADEMARK OFFICE
P.O. BOX 1450
ALEXANDRIA, VA 22313-1450
WWW.usplo.gov

# **MAILED**

JUN 2 0 2004

# **GROUP 1700**

#### BEFORE THE BOARD OF PATENT APPEALS AND INTERFERENCES

Application Number: 09/846,980

Filing Date: April 30, 2001

Appellant(s): STOCKMAN ET AL.

Rachel Leiterman For Appellant

**EXAMINER'S ANSWER** 

This is in response to the appeal brief filed 4/6/2004.

Art Unit: 1765

## (1) Real Party in Interest

A statement identifying the real party in interest is contained in the brief.

## (2) Related Appeals and Interferences

A statement identifying the related appeals and interferences which will directly affect or be directly affected by or have a bearing on the decision in the pending appeal is contained in the brief.

#### (3) Status of Claims

The statement of the status of the claims contained in the brief is correct.

## (4) Status of Amendments After Final

The appellant's statement of the status of amendments after final rejection contained in the brief is correct.

## (5) Summary of Invention

The summary of invention contained in the brief is correct.

### (6) Issues

The appellant's statement of the issues in the brief is correct.

## (7) Grouping of Claims

The rejection of claims 1 and 3-60 stand or fall together because appellant's brief does not include a statement that this grouping of claims does not stand or fall together and reasons in support thereof. See 37 CFR 1.192(c)(7).

## (8) Claims Appealed

The copy of the appealed claims contained in the Appendix to the brief is correct.

## (9) Prior Art of Record

Art Unit: 1765

5,926,726	Bour et al	7-1999
6,017,807	Furukawa et al	1-2000
5,811,319	Koike et al	9-1998

#### (10) Grounds of Rejection

The following ground(s) of rejection are applicable to the appealed claims:

Claims 1, 3-5, 12-30, 31-35 and 42-60 stand rejected under 35 U.S.C. 103(a) as being unpatentable over Bour et al. (US 5,926,726) in view of Koike et al. (US 5,811,319) and Furukawa et al (US 6,017,807).

Bour et al. teaches a carrier gas of H<sub>2</sub> is introduced with reaction gases NH<sub>3</sub> and TMGa and impurity gas Cp<sub>2</sub>Mg to a reactor to form a p-type GaN layer at a temperature of 900°C (col 6, 20-26) After formation of the p-type nitride layer the reactant gases are switched out of the reactor and a gas which prevents the decomposition of the III-V layer at such high growth temperatures, NH<sub>3</sub> is added (col 5, ln 60-65 and col 6, ln 31-35). Bour et al also teaches a reactor is cooled down to a temperature where surface decomposition of as-grown p-type GaN layer will not further occur, where upon attainment of the this temperature, the preventer gas, NH<sub>3</sub>, is switched out of the reactor and the remaining cool down occurs in molecular N and acceptor activation is preformed either as the reactor is further cooled or maintained at a temperature of 600°C for 20-40 minutes and during the cool down of the reactor a flow of molecular N, N<sub>2</sub>, is maintained in the reactor. (col 6, ln 40-65). Bour et al also teaches the anneal process is a quasi-in-situ anneal, where the reactor is brought to room temperature prior to annealing (col 2, ln 32-45) and that ex-situ post-growth anneals have become a common procedure for laser diode

Art Unit: 1765

processing (col 2, ln 60-64). Bour et al also teaches acceptor activation is the process of atomic H weakly bonded to Mg or Zn dopant atoms are broken by thermal annealing over a period of time (col 6, 7-15) Bour et al also teaches a device which comprises a sapphire substrate upon which is grown a n-type GaN, doped with Si followed by the growth of an active region and is followed by a p-type GaN layer doped with Mg followed by the growth of a cap layer comprising n-type GaN doped with Si (col 8, ln 46-55) Bour et al also teaches that after growth is complete and the reactor cooldown has been accomplished, the n-type cap layer may be removed by etching and the device processed into an operable laser, this reads on applicant's limitation of forming a light emitting diode. Bour et al also discloses the switchout of the NH<sub>3</sub> gas is possible at temperatures as high as the lower end of the growth temperature range for GaN that is around 900°C and maybe higher, with an ambient of N<sub>2</sub> provided in the reactor, activation may be accomplished in a short period of time (col 7, ln 15-40). Bour et al also teaches after the growth of p-type GaN, all reaction gases are switched out of the reactor including NH<sub>3</sub> and immediately after growth dimethylhydrazine is pumped into the reactor and the activation process can be carried out during the cooldown of the reactor, this reads on applicant's substantially preventing hydrogen passivation during the entire cooldown process (col 7, ln 55-67 and col 8, ln 1-30).

Bour et al does not teach the causing of the acceptor doped layer to a p-type layer have a conductivity and a hole density between 3 x  $10^{15}$  cm<sup>-3</sup> and 1 x  $10^{18}$  cm<sup>-3</sup> after said cool down process.

In a method of growing p-type gallium nitride, Koike et al. teaches three p-layers of Mg-doped Al<sub>x1</sub>Ga<sub>1-x1</sub>N forms a p-layer (61) which acts as a clad layer having a hole concentrations of

Art Unit: 1765

5 x 10<sup>17</sup>/cm<sup>3</sup>, 5 x 10<sup>17</sup>/cm<sup>3</sup> and 2 x 10<sup>17</sup>/cm<sup>3</sup> and an Mg concentrations of 1 x 10<sup>20</sup>/cm<sup>3</sup>, 1 x 10<sup>20</sup>/cm<sup>3</sup> and 2 x 10<sup>20</sup>/cm<sup>3</sup>, respectively (col 3, 50-65). Koike also teaches electron rays were uniformly irradiated into the p-layer using a reflective electron beam, where this irradiation changed the p-layer into a p-type conductive semiconductor with a hole concentration of 5 x 10<sup>17</sup>/cm<sup>3</sup>, 5 x 10<sup>17</sup>/cm<sup>3</sup> and 2 x 10<sup>17</sup>/cm<sup>3</sup> and a resistivity of 0.5 ohm-cm, 0.8 ohm-cm and 1.5 ohm-cm, respectively (col 5, ln 14-26). Koike et al also teaches forming metal electrode, such as nickel or aluminum, are formed on semiconductor devices utilizing GaN group compounds such as AlGaInN after the semiconductor surface is cleaned by wet chemical etching, utilizing a wet chemical etchant such as buffered hydrogen fluoride (col 1, ln 15-30).

It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify Bour with Koike's electron beam irradiation because it would have produced p-type conductive semiconductors with low resistivities.

Bour et al also does not teach heating said p-type layer to a third temperature greater than the second temperature and less than 625°C.

In a method of forming a P-type GaN compound, note entire reference, Furukawa et al teaches after a p-type gallium nitride compound semiconductor layers formed by chemical vapor deposition, the p-type gallium nitride layers are thermally annealed at more than 400°C and the p-type impurity can be more effectively activated so that p-type gallium nitride compound semiconductor layers which have fewer crystal defects and lower resistivity can be formed (abstract, col 4, ln 5-67 and col 6, ln 35-60). It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify Bour et al with Furukawa et al annealing at a

Art Unit: 1765

temperature greater than 400°C to form a semiconductor layer which has fewer defects and lower resistivity.

Referring to claim 1 and 31, the combination of Bour et al, Koike et al and Furukawa et al teaches the switchout of NH<sub>3</sub> is possible at temperatures as high as the lower end of the growth temperature range for GaN and maybe higher with an ambient of N<sub>2</sub>, this reads on applicant's limitation of preventing additional hydrogen from diffusing into the acceptor doped layer substantially throughout the entire cool down process.

#### (11) Response to Argument

The Bour et al reference teaches growing a III-V nitride compound semiconductor layer while introducing acceptor impurities into the layer and cooling the acceptor doped layer while preventing hydrogen from diffusing into the acceptor doped layer by switching out gases which contain hydrogen. The primary difference between Bour et al and the instantly claimed invention is that Bour et al does not teach the heating step after cooling.

Appellants allege Bour et al teaches away from the claimed invention; therefore cannot be combined with Furukawa et al. The Examiner admits Bour et al teaches a preference towards a non-post growth anneal. However, the Examiner maintains that Bour et al simply teaches a post growth anneal is not required and the Bour et al does **not** teach a post growth anneal cannot be preformed. Appellants alleged portion of Bour et al, which teaches away from the combination, column 3, lines 46-50, merely teaches a process that provides acceptor activation with lower processing costs is desirable. The cited portion of Bour et al is strictly limited to providing lower processing costs for acceptor activation only. The teachings of Furukawa et al are directed to an annealing process of a p-type impurity for more effective acceptor activation

Art Unit: 1765

and reducing crystal defects and lowering resistivity, note the Abstract of Furukawa et al. The teachings of Furukawa are not limited to acceptor activation, but are also directed to reducing lattice defects in a p-type GaN layer, which is why a person of ordinary skill in the art would be motivated to make the combination. Furukawa et al teaches a method of forming a p-type gallium nitride, which is then thermally anneal at a temperature greater than 400°C while supplying a flow of an inert gas, note claim 1. Furukawa et al also teaches annealing while flowing the inert gas after the GaN compound has been formed causes the activation yield of the p-type impurity to be significantly improved compared to the prior art process where an inert gas is not used and the resulting p-type GaN semiconductor has fewer lattice defects and lower resistivity, note column 12, lines 25-29. As presented in the Final Rejection dated 8/6/2003, Furukawa et al provides motivation to a person of ordinary skill in the art to anneal a p-type GaN to improve the activation yield and to reduce lattice defects and lower resistivity.

In conclusion, Bour et al does **not** exclude the possibility of performing a post-growth annealing, which would be a teaching away. Bour et al merely teaches a post-growth anneal is not required and preference towards not performing a post-growth anneal. Bour et al is solely concerned with acceptor activation, while Furukawa et al is also concerned with reducing lattice defects and lowering resistivity. Appellants have not considered the teachings of Furukawa et al, which provide motivation to one of ordinary skill at the time of the invention to improve the activation yield **and** reduce lattice defects, resulting in a superior product compared to a p-type GaN layer, which is not annealed according to the process taught by Furukawa et al. Economics are a concern in all processes, however obtaining a superior product is a valid motivation for increasing processing costs.

For the above reasons, it is believed that the rejections should be sustained.

Respectfully submitted,

Matthew J Song Examiner Art Unit 1765

MJS June 9, 2004

Conferees Nadine Norton

Glenn Caldarola

Brian D. Ogonowsky SKJERVEN MORRILL MacPHERSON LLP Suite 700 25 Metro Drive San Jose, CA 95110-1349 NADINE G. NORTON SUPERVISORY PATENT EXAMINER

General Contamile

Supervison/Shreti Examiner Technology Center 1700